

<b>TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED / ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371.</b>		ATTORNEY'S DOCKET NUMBER <b>P65633US0</b>
		US APPLICATION NO (If known, see 37 CFR 1.5) <b>09/581185</b>
INTERNATIONAL APPLICATION NO <b>PCT/IE98/00106</b>	INTERNATIONAL FILING DATE <b>15 December 1998</b>	PRIORITY DATE CLAIMED <b>15 December 1997</b>
TITLE OF INVENTION <b>AN ATM CELL PROCESSOR</b>		
APPLICANT(S) FOR DO/EO/US <b>Kevin DEWAR, Brendan O'DOWD and Gavin BREBNER</b>		

Applicant herein submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information.

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4. ☒ A proper Demand for Internatl. Preliminary Examination was made by the 19th month from earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
  - a. ☒ is transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☒ has been transmitted by the International Bureau.
  - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US)
6. ☐ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☒ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
  - a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☐ have been transmitted by the International Bureau.
  - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
  - d. ☒ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ A translation of the annexes to the Internatl. Preliminary Examination report under PCT Article 36 (35 U.S.C. 371(c)(5)).

Items 11. to 16. below concern other document(s) or information included:

11. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☐ An assignment document for recording. A separate cover sheet compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A FIRST preliminary amendment.  
☐ A SECOND or SUBSEQUENT preliminary amendment.
14. ☐ A substitute specification.
15. ☐ A change of power of attorney and/or address letter.
16. ☒ Other items or information:
  - International Search Report -EPO
  - PCT Request Form
  - PCT/IB/304 Form
  - PCT/IB/308 Form
  - First Page of Publication
  - Demand
  - International Preliminary Examination Report - with annexes

US APPLICATION NO. (if known, see 37 CFR 1.5) <b>09/581185</b>		INTERNATIONAL APPLICATION NO. <b>PCT/IE98/00106</b>		ATTORNEY'S DOCKET NUMBER <b>P65633US0</b>	
---	--	--	--	--	--

17. <input checked="" type="checkbox"/> The following fees are submitted: <b>Basic National Fee (37 CFR 1.492(a)(1)-(5)):</b> Internatl. prelim. examination fee paid to USPTO (37 CFR 1.492 (a) (1)) . . \$670.00 No international preliminary examination fee paid to USPTO (37 CFR 1.492 (a) (2)) but international search fee paid to USPTO (37 CFR 1.445(a)(2)) . . \$760.00 Neither international preliminary examination fee (37 CFR 1.492 (a) (3)) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO) . . . . . \$970.00 International preliminary examination fee paid to USPTO (37 CFR 1.492 (a) (4)) and all claims satisfied provisions of PCT Article 33(2)-(4) . . . . . \$96.00 Search Report prepared by the EPO or JPO (37 CFR 1.492 (a) (5)) . . . . . \$840.00 <div style="text-align: right;"><b>ENTER APPROPRIATE BASIC FEE AMOUNT =</b></div>				CALCULATIONS          \$ 840.00		PTO USE ONLY	
Surcharge of \$130.00 for furnishing the <b>oath or declaration</b> later than <input type="checkbox"/> 20 <input checked="" type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).				\$ 130.00			
<b>Claims</b>	<b>Number Filed</b>	<b>Number Extra</b>	<b>Rate</b>				
Total Claims	19 - 20 =	-0-	x \$18.00	\$			
Independent Claims	1 - 3 =	-0-	x \$78.00	\$			
Multiple Dependent Claim(s) (if applicable)			+ \$260.00	\$			
<b>TOTAL OF ABOVE CALCULATIONS =</b>				\$ 970.00			
Reduction by 1/2 for filing by <b>small entity</b> , if applicable. Verified Small Entity statement must also be filed. (Note 37 CFR 1.9, 1.27, 1.28).				\$			
<b>SUBTOTAL =</b>				\$ 970.00			
Processing fee of \$130 for furnishing the <b>English translation</b> later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(f))				\$			
<b>TOTAL NATIONAL FEE =</b>				\$ 970.00			
Fee of \$40.00 for recording the enclosed <b>assignment</b> (37 CFR 1.21(h)). Assignment must be accompanied by appropriate cover sheet (37 CFR 3.28, 3.31).				\$			
<b>TOTAL FEES ENCLOSED =</b>				\$ 970.00			
				Amt. to be refunded:	\$		
				Amt. charged:	\$		


a. ☒ A check in the amount of \$ 970.00 to cover the above fees is enclosed.

b. ☐ Please charge my Deposit Account No. 06-1358 in the amount of \$ ---- to cover the above fees. A duplicate copy of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge my account any additional fees set forth in §1.492 during the pendency of this application, or credit any overpayment to Deposit Account No. 06-1358. A duplicate copy of this sheet is enclosed.

**SEND ALL CORRESPONDENCE TO:**  
**Jacobson, Price, Holman & Stern, PLLC**  
 400 7th Street, N.W., Suite 600  
 Washington, DC 20004  
 202-638-6666  
**CUSTOMER NUMBER: 00136**

By   
**John C. Holman**  
 Reg. No. 22,769

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Kevin DEWAR et al.  
Serial No.: New  
Filed: June 15, 2000  
For: AN ATM CELL PROCESSOR

PRELIMINARY AMENDMENT TO LESSEN FEES

Assistant Commissioner of Patents  
Washington, D.C. 20231

Sir:

Prior to initial examination, please amend the above-identified application as follows:

IN THE CLAIMS

Claim 3, line 1, delete "claims 1 or 2",  
insert --claim 1--;  
Claim 4, line 1, delete "any preceding claim",  
insert --claim 1--;  
Claim 5, line 1, delete "claims 3 or 4",  
insert --claim 3--;  
Claim 6, line 1, delete "claims 4 or 5",  
insert --claim 4--;  
Claim 7, line 1, delete "any preceding claim",  
insert --claim 1--;  
Claim 9, line 1, delete "any preceding claim",  
insert --claim 1--;  
Claim 10, line 1, delete "any preceding claim",  
insert --claim 1--;  
Claim 12, line 1, delete "any preceding claim",  
insert --claim 1--;  
Claim 13, line 1, delete "any preceding claim",  
insert --claim 1--;  
Claim 17, line 1, delete "or 16",  
Claim 18, line 1, delete "any preceding claim",  
insert --claim 1--.

Applicant: Kevin DEWAR et al. ' ,

REMARKS


The foregoing Preliminary Amendment is requested in order to delete the multiple dependent claims and avoid paying the multiple dependent claims fee.

Early action on the merits is respectfully requested.

Respectfully submitted,

JACOBSON, PRICE, HOLMAN & STERN, PLLC

By

  
John C. Holman  
Reg. No. 22,769

400 Seventh Street, N.W.  
Washington, D.C. 20004-2201  
(202) 638-6666

Date: June 15, 2000  
Atty. Docket: P65633US0  
JCH/cmf

3/PRTS

09/581185

410 Rec'd PCT/PTO 15 JUN 2000

"An ATM Cell Processor"INTRODUCTION5 Field of the Invention

The invention relates to a processor for handling asynchronous transfer mode (ATM) cells.

10 Prior Art Discussion

The ATM technique supports many different services such as voice, frame relay, or circuit emulation. Also, the throughput rates are quite high, in the order of hundreds of thousands of cells per second.

15

The general approach has been to provide extensive circuitry to handle the many cell processing functions required. For example, European Patent Specification No. EP614324 (Nippon) describes circuitry having cell assembly and disassembly control circuits and memory access control circuits.

20

Such circuits tend to be limited in their functionality and to be complex.

Objects of the Invention

25 An object of the invention is to provide for efficient handling of cells by a processor. Another object is that the processor has flexibility in the manner in which it operates so that it may be used in different environments with relatively simple configuration.

A still further object is to provide a cell processor which may be controlled in a  
30 comprehensive manner with relatively simple control circuits.

- 2 -

SUMMARY OF THE INVENTION

According to the invention, there is provided an ATM cell processor comprising a line interface, a backplane interface, and processing means for identifying cells according to their headers and processing the identified cells.

Thus the processor may be integrated in a flexible manner in a system having multiple cell streams.

10 In one embodiment, the line and backplane interfaces are bi-directional. This provides excellent versatility for cell processing.

In one embodiment, the processing means comprises a mapping function. This allows mapping of received cells according to the VPI/VCI.

15 Preferably, the mapping function comprises means for changing the cell headers according to mapped cell destinations.

In one embodiment, the mapping function comprises means for adding an additional header to a cell for internal control signalling.

In another embodiment, the processing means further comprises a policing function for monitoring traffic characteristics. This allows integration in a system connected to multiple client systems and is particularly useful for monitoring contracts.

25 In a further embodiment, the processing means comprises a queueing function connected between the interfaces for controlling transfer of cells to the line interface. This provides for effective cell traffic management.

30 In another embodiment, the queueing function comprises means for interfacing with a cell memory for storage of cell queues, and with a control memory for storing queueing

- 3 -

parameter values. This enhances flexibility in the manner in which cells are queued. It also provides for simple queueing control.

In one embodiment, the queueing function is connected to a memory controller for  
5 interfacing with the cell and control memories.

Preferably, the queueing function comprises means for managing path descriptor tables in the control memory.

10 In another embodiment, the queueing function comprises means for managing queue descriptor tables, each relating to individual queues in the control memory.

In one embodiment, the cell processor further comprises a segmentation and reassembly (SAR) interface for routing of cells to an external SAR device. This allows connection of  
15 the cell processor to a control processor in an efficient manner using cells for control signalling.

Preferably, the SAR interface is connected to the queueing function.

20 In one embodiment, the cell processor comprises a control processor interface for connection to a memory controller to allow initial set-up configuration.

## DETAILED DESCRIPTION OF THE INVENTION

### 25 Brief Description of the Drawings

The invention will be more clearly understood from the following description of some embodiments thereof, given by way of example only with reference to the accompanying drawings in which:-

30

Fig. 1 is a schematic representation of a cell processor of the invention;

Fig. 2 is a diagram illustrating operation of a queue server matrix; and

Fig. 3 is a diagram illustrating a UTOPIA interface of the cell processor.

5

#### Description of Embodiments

Referring to Fig. 1, there is shown a cell processor 10 of the invention. The processor 10 is an application specific integrated circuit (ASIC), the application being processing of  
10 ATM cells.

The main components of the ASIC 10 are now briefly described briefly with reference to general signal flows through the processor. The cell rate handled is 373 K cells per second, which represents a bit rate of greater than 155 Mpps. The ASIC 10 has a  
15 backplane interface 11 for interfacing according to the CUBIT™ protocol via a backplane.

A queueing function 12 performs extensive buffering operations using DRAM or SRAM external to the ASIC 10 and is accessed via a CellRAM controller 13. It also uses an  
20 SRAM controller 14 for access to additional off-chip SRAM. The off-chip memory is used in general for such things as manipulating link lists, and storing cells awaiting transfer. More specifically, the SRAM accessed by the SRAM controller 14 is used effectively as an external register and to store queue parameters including the queue sizes. On the other hand, the DRAM or SRAM accessed via the CellRAM controller 13  
25 is used for storing actual cells. When dequeuing from the Cell RAM, the SRAM is used to track the cells using pointer information.

Cells received in the direction A at the backplane interface 11 are passed to the queueing function 12, and may be routed to CellRAM. Continuing on the path A indicated in Fig.  
30 1, the cells are then transferred to a multi-PHY line interface 15. This is a master



- 5 -

interface which supports many ports, in this embodiment eight. Again, the UTOPIA protocol is used.

Thus, in the path A, the ASIC 10 does not change the cells, but does manage output to the line by using queueing mechanisms and external memory.

In the opposite direction, cells are received as indicated by the arrow B at the line interface 15 and are transferred to a mapping function 16. The mapping function 16 changes the VCI/VPI headers according to the destination of the cells and by doing this, it re-directs them to the correct destination. It does not "know" what the different cell streams represent, but it identifies the streams by their headers. The cells are passed to a policing function 17 which operates according to algorithms to evaluate certain policing parameters such as the cell rate for a particular contract. Various parameters are taken into account such as the temporary nature of any usage of excessive bandwidth for a particular contract. The SRAM accessed via the SRAM controller 14 is used for some of these functions. After the policing functions, the cells are transferred to the backplane interface 11.

The ASIC 10 also comprises a processor interface 20 and a configuration and status function 21, which are connected to the queueing function 12 and the SRAM controller 14. This allows a microprocessor to access the ASIC 10 and perform a limited set of functions including initial setup and configuration and subsequent status monitoring. An important initial setup function is configuration of the SRAM 14. Subsequently, the processor can access the SRAM locations via the controller 14 and the interface 20 to monitor parameters such as the count of dropped cells.

An important aspect of the ASIC 10 is that it can use control signals communicated in the ATM format. To do this, it uses a segmentation and reassembly (SAR) interface 25 which is connected to a SAR device which performs AAL5 segmentation and reassembly of ATM messages. This interface is used for communication of ATM messages with a SAR device. The SAR device interfaces with another device such as a microprocessor

- 6 -

(possibly the same microprocessor as is connected to the interface 20) for comprehensive control communication. The ATM nature of the communication is transparent to the microprocessor because of operation of the SAR device. Thus, a single microprocessor may have access to the ASIC 10 in two different manners, one being a direct access for  
5 initial setup and monitoring of parameters, the other being for comprehensive control communication.

Referring again to the direction A of Fig. 1 the cells which are received at the backplane interface 11 are queued in one of the multiple queues depending on their VPI/VCI. The  
10 queues are serviced on a pre-programmed basis to implement a priority queueing system. Queues that grow too large may have cells discarded on a configured basis. Statistics are kept on the number of cells received, the number of cells transmitted, the number of bad cells, and the number of cells dropped due to congestion.

15 Queueing is initialised by a microprocessor using the configuration and status function 21. This function has registers, in which there is a notional split of registers related to queueing and those related to dequeuing. The queueing function 12 uses a significant number of tables to control the buffering and congestion management functions. One such table is a path descriptor, the start address of which is provided by a configuration  
20 register. The VPI of an incoming cell is used to form an offset into this table. In addition there are special path descriptors for mapping, for the SAR, and for the processor, the addresses again being provided by configuration registers.

Another table is a queue descriptor, which contains information about an individual  
25 queue. All queues are identical, however, they may appear to have different priorities depending on programming of a queue server matrix. Queues are irrevocably tied to target output ports and each of the eight line ports has eight queues associated with it. In addition, a single queue is maintained for each of the processor, SAR, and mapping entities. Mapping between queues and targets is specified in two tables, one for each of  
30 aggregate and tributary modes. Each queue has a four-word descriptor, and the offset

from the value of the configuration register holding the start location is simply the queue number multiplied by four.

5 A queue server matrix 30 is shown in Fig. 2. It controls the order in which queues are serviced. Its location and maximum size (1024 elements) are indicated by configuration registers. Each element (31) of the matrix holds eleven used fields. Each field is associated with a queue. The queues are checked in ascending order, i.e. the first queue checked is the most significant byte of the first word. Within each byte, only the least significant seven bits are meaningful, i.e. bits 6 to 0. The value in a field indicates the  
10 priority level for the associated queue.

Storage pools of the queues are referred to as heaps, and consist of stacks of DRAM addresses. There are twenty heaps maintained. The heap structure is implemented as a set of pointers kept internally and also the DRAM addresses which are stored in the  
15 SRAM. Initialisation of the heap involves programming up the pointers into SRAM for the top-of-stack and start-of-stack for each used heap, and then initialisation of the SRAM location between those two pointer values with a unique and valid set of DRAM locations. Configuration registers are used for programming the heap pointers.

20 These features provide excellent flexibility in the manner in which queues are set up and dynamically managed.

As shown in Fig. 1, the output cells of the queueing function are transferred to the line interface 15 or the SAR interface 25.

25 In the opposite direction, cells received at the line interface 15 are passed to the mapping and policing functions 16 and 17. The cells are passed to the backplane interface 11, to the queueing function 12, or are dropped. Again, the configuration registers store the initialisation information. SRAM tables are maintained by the functions 16 and 17.

30 There are five tables associated with the mapping function 16 as follows:

- 8 -

- per port statistics table,
- VCC connection table,
- 5     - dequeue connection table, and
- secondary mapping descriptor table.

10     Storage of these tables is set by the configuration registers. The per port statistics table stores information including the numbers of cells with invalid and disabled VPI/VCI and with unsupported PTIs. It also includes the VPI/VCI of the last disabled and invalid cells.

15     The VCC connection table contains the following information on a per connection basis:-

- mapping descriptor,
- received cell count,
- 20     dropped cell count, and
- GCRA words 1 – 4.

25     The VPC connection table is identical, except that VPIs are used in place of VCIs.

The dequeue connection table has a maximum of 1024 entries and consists of 1024 32 bit mapping descriptors.

30     The secondary mapping descriptor table consists of 4096 32 bit entries. Each secondary mapping descriptor is 14 bits long, as set out below.

- 9 -

	<u>Field Name</u>	<u>Size</u>	<u>Bit Position</u>
	Reserved	18	14-31
	map_vpi	1	13
	cell_routing	3	10-12
5	vci_map	10	0-9

Referring now to the three UTOPIA interfaces 11, 15, and 25, Fig. 3 shows an overview. All of the interfaces use the appropriate Start-of-Cell (SOC) signal to initialise cell reception from an external source. Each interface counts octets and an error indication is given when a SOC is activated at an unexpected time. This gives a warning of malformed cells entering the ASIC whilst providing a mechanism to recover at the next cell boundary. Short cells are discarded, whilst long cells are truncated and passed on. Both cause an error indication. Before cells are transferred internally, they are synchronised to the internal common system clock "sys clk". A phase locked loop (PLL) 40 provides the internal clock signal from an external microprocessor 42. A SAR device 43 is shown connected to the SAR interface 25. Also, line and backplane devices 44 and 45 are shown connected to their respective interfaces.

It will be appreciated that the invention provides for very efficient processing of ATM cells between a line and a backplane. Varying rates of cell transfer are handled effectively by the queueing mechanism. The circuit also supports many different services by efficiently routing cell streams. The circuit also allows policing functions to be implemented very efficiently with little effect on cell transfer rates.

The invention is not limited to the embodiments described, but may be varied in construction and detail within the scope of the claims.

Amended Claims

1. An ATM cell processor comprising a line interface, a backplane interface, and a processing means between the interfaces for processing cells according to their headers, characterised in that:-

the processing means comprises a segmentation and reassembly (SAR) interface (25);

the processing means comprises a queueing function (12) comprising means for controlling transfer of cells to the line interface (15) and to the SAR interface (25) according to the cell headers; and

the processing means further comprises a mapping function (16) comprising means for changing cell headers during transfer from the line interface (15) to the backplane interface (11) according to mapped cell destinations.

2. An ATM cell processor as claimed in claim 1, wherein the queueing function (12) comprises means for receiving control cells from the SAR interface (25).

3. An ATM cell processor as claimed in claims 1 or 2, wherein the processing means further comprises a cell memory controller (13) for interfacing with an external cell memory, and the queueing function (12) comprises means for accessing a cell memory via said controller (13).

4. An ATM cell processor as claimed in any preceding claim, wherein the processing means further comprises a control memory controller (14) for interfacing with an external control memory, and the queueing function (12) comprises means for accessing a control memory via said controller (14).

5. An ATM cell processor as claimed in claims 3 or 4, wherein the queueing function (12) comprises means for dequeuing from a cell memory and for tracking the cells using pointer information retrieved from a control memory.
- 5 6. An ATM cell processor as claimed in claims 4 or 5, wherein the processing means further comprises a configuration and status function (21) connected to the queueing function (12) and to the control memory controller (14), and means (20) for allowing an external microprocessor access said control  
10 memory for initial setup and configuration and subsequent status monitoring.
7. An ATM cell processor as claimed in any preceding claim, wherein the queueing function (12) comprises means for managing path descriptor tables (30) in a control memory.
- 15 8. An ATM cell processor as claimed in claim 7, wherein the queueing function comprises means for using the VPI of an incoming cell to form an offset into the path descriptor table.
- 20 9. An ATM cell processor as claimed in any preceding claim, wherein the queueing function (12) comprises means for managing queue description tables, each relating to individual queues, in the control memory.
- 25 10. An ATM cell processor as claimed in any preceding claim, wherein the queueing function (12) comprises means for managing a queue server matrix, the location and size of which is indicated by configuration registers, and in which each element of the matrix stores a plurality of fields and each field is associated with a queue.

11. An ATM cell processor as claimed in claim 10, wherein the queueing function (12) comprises means for checking queues in ascending order in an element by starting with a most significant byte in the fields of each element.
- 5 12. An ATM cell processor as claimed in any preceding claim, wherein the queueing function (12) comprises means for maintaining a plurality of queue storage pool heaps by maintaining a set of pointers programmed using configuration registers.
- 10 13. An ATM cell processor as claimed in any preceding claim, wherein the mapping function (16) comprises means for adding an additional header to a cell for internal control signalling.
14. An ATM cell processor as claimed in claim 13, wherein the mapping function (16) comprises means for passing cells to the queueing function (12), for passing cells to the backplane interface (11), and for dropping cells.
- 15 15. An ATM cell processor as claimed in claim 14, wherein the mapping function (16) comprises means for maintaining tables in a control memory.
- 20 16. An ATM cell processor as claimed in claim 15, wherein the tables comprise a per port statistics table storing data indicating the numbers of cells with invalid and disabled VPI/VCIs and with unsupported PTIs.
- 25 17. An ATM cell processor as claimed in claim 15 or 16, wherein the tables comprise a VCC connection table containing the following information on a per connection basis:-

mapping descriptor,



received cell count,

dropped cell count, and

5

GCRA words.

- 10
18. An ATM cell processor as claimed in any preceding claim, wherein the processing means further comprises a policing function (17) comprising means for monitoring traffic characteristics.
- 15
19. An ATM cell processor as claimed in claim 18, wherein the policing function (17) is connected between the mapping function (16) and the backplane (11) and comprises means for monitoring traffic characteristics of cell streams outputted by the mapping function (16) to the backplane interface (11).

09/581185

416 Rec'd PCT/PTO 15 JUN 2000

Abstract

An ATM cell processor (10) has a backplane interface (11), a line interface (15), and various processing functions between the interfaces. Cells directed to the line interface (15) are controlled by a queueing function (12) which uses external cell memory via a controller (13) and external control memory via a controller (14). Cells from the backplane are identified and routed by a mapping function (16).

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 26




Fig. 1




Fig. 2




Fig. 3

**DECLARATION  
AND POWER OF ATTORNEY  
U.S.A.**

FOR ATTORNEY'S USE ONLY  
ATTORNEY'S DOCKET NO.

ALL PATENTS, INCLUDING DESIGN  
FOR APPLICATION BASED ON PCT, PARIS CONVENTION,  
NON PRIORITY, OR PROVISIONAL APPLICATIONS

As a below named inventor, I declare that my residence, post office address and citizenship are stated below next to my name, the information given herein is true, that I believe that I am the original, first and sole inventor (if only one name is listed as PCT below), or a first and joint inventor (if plural inventors are named below as PCT below), or an additional sheet attached hereto of the subject matter which is claimed and for which patent is sought on the invention entitled:

**An ATM Cell Processor**

which is described and claimed in: ☒ PCT International Application No. PCT/IE98/00106 filed \_\_\_\_\_  
☐ the attached specification ☐ the specification in application Serial No. \_\_\_\_\_ filed \_\_\_\_\_  
(if applicable) and amended on \_\_\_\_\_

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.  
I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56.  
I hereby claim foreign priority benefits under Title 35, United States Code, §119 (a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)				Priority Claimed
<u>970888</u>	<u>IE</u>	<u>15/12/1997</u>		<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No
(Number)	(Country)	(Day/Month/Year Filed)		
<u>S980712</u>	<u>IE</u>	<u>31/08/1998</u>		<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No
(Number)	(Country)	(Day/Month/Year Filed)		
				<input type="checkbox"/> Yes <input type="checkbox"/> No

I hereby claim the benefit under Title 35, United States Code, §119(a) of any United States provisional application(s) listed below:

Application No.	Filing Date	Application No.	Filing Date
_____	_____	_____	_____

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial)	(Filing Date)	(Status: patented, pending, abandoned)
_____	_____	_____

**POWER OF ATTORNEY:** As a named inventor, I hereby appoint the following attorneys (Registration No.) to prosecute this application, receive and act on instructions from my agent, and transact all business in the Patent and Trademark Office connected therewith: HARVEY B. JACOBSON JR. (20,851); D. DOUGLAS PRICE (24,514); JOHN CLARKE HOLMAN (22,769); MARVIN R. STERN (20,640); MICHAEL R. SLOBASKY (26,421); JONATHAN L. SCHERER (29,951); IRWIN M. AISENBERG (19,007); WILLIAM E. PLAYER (31,409)

<p>SEND CORRESPONDENCE TO:</p> <p align="center"><b>JACOBSON, PRICE, HOLMAN &amp; STERN</b> PROFESSIONAL LIMITED LIABILITY COMPANY 400 SEVENTH STREET N.W. WASHINGTON, DC 20004</p>	<p>DIRECT TELEPHONE CALLS TO:</p> <p align="center">(please use Attorney's Docket No.) (202) 838-6866</p> <p align="center"><b>JACOBSON, PRICE, HOLMAN &amp; STERN</b> PROFESSIONAL LIMITED LIABILITY COMPANY</p>
---	---

\*Inventor(s) name must include at least one unabbreviated first or middle name.

201	FULL NAME OF INVENTOR *	FAMILY NAME	GIVEN NAME	MIDDLE NAME
	RESIDENCE & CITIZENSHIP	CITY	STATE OR FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP
	POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE OR COUNTRY
202	FULL NAME OF INVENTOR *	FAMILY NAME	GIVEN NAME	MIDDLE NAME
	RESIDENCE & CITIZENSHIP	CITY	STATE OR FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP
	POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE OR COUNTRY
203	FULL NAME OF INVENTOR *	FAMILY NAME	GIVEN NAME	MIDDLE NAME
	RESIDENCE & CITIZENSHIP	CITY	STATE OR FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP
	POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE OR COUNTRY

SIGNATURE OF INVENTOR 201 *	SIGNATURE OF INVENTOR 202 *	SIGNATURE OF INVENTOR 203 *
<i>[Signature]</i>		
DATE	DATE	DATE
<i>6/12/00</i>		

\* Additional inventors are named on separately numbered sheets attached hereto. JPH/S 1995 2/95; 3/96; 5/98 (COPYING WITHOUT DELETIONS PERMITTED)

ALL PATENTS, INCLUDING DESIGN  
FOR APPLICATION BASED ON PCT, PARIS CONVENTION,  
NON PRIORITY OR PROVISIONAL APPLICATIONS

DECLARATION  
AND POWER OF ATTORNEY  
U.S.A.

FOR ATTORNEY'S USE ONLY  
ATTORNEY'S DOCKET NO.

As a below named inventor, I declare that my residence, post office address and citizenship are stated below next to my name, the information given herein is true, that I believe that I am the original, first and sole inventor (if only one name is listed at 201 below), or a first and joint inventor (if plural inventors are named below at 201-203, or on additional sheets attached hereto) of the subject matter which is claimed and for which patent is sought on the invention entitled:

An ATM Cell Processor

which is described and claimed in:



PCT International Application No.

PCT/IE98/00106

filed

☐ the attached specification



the specification in application Serial  
No.

filed

(if applicable) and  
amended on

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 (a)-(d) of any foreign application(s) for patent or inventor's certificate based below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

970888  
(Number)

IE  
(Country)

15/12/1997  
(Day/Month/Year Filed)

Priority Claimed

☒ Yes

☐ No

S980712  
(Number)

IE  
(Country)

31/08/1998  
(Day/Month/Year Filed)

☒ Yes

☐ No

(Number)

(Country)

(Day/Month/Year Filed)

Yes

No

I hereby claim the benefit under Title 35, United States Code, §119(e) of any United States provisional application(s) listed below:

Application No.

Filing Date

Application No.

Filing Date

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) based below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which becomes available between the filing date of the prior application and the national or PCT International filing date of this application:

No.)

(Application Serial

(Filing Date)

(Status: patented, pending, abandoned)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) (Registration No.) to prosecute this application, receive and act on instructions from my agent, and transact all business in the Patent and Trademark Office connected therewith. HARVEY B. JACOBSON JR. (20,851); D. DOUGLAS PRICE (24,514); JOHN CLARKE HOLMAN (22,789); MARVIN R. STERN (20,640); MICHAEL R. SLOBASKY (28,421); JONATHAN L. SCHERER (29,851); IRWIN M. AISENBERG (19,007); WILLIAM E. PLAYER (31,409)

SEND CORRESPONDENCE TO:

JACOBSON, PRICE, HOLMAN & STERN  
PROFESSIONAL LIMITED LIABILITY COMPANY  
400 SEVENTH STREET N.W.  
WASHINGTON, DC, 20004

DIRECT TELEPHONE CALLS TO:

(please use Attorney's Docket No.) (202) 638-6666

JACOBSON, PRICE, HOLMAN & STERN  
PROFESSIONAL LIMITED LIABILITY COMPANY

\*Inventor(s) name must include at least one unabbreviated first or middle name.

	FULL NAME OF INVENTOR *	FAMILY NAME	GIVEN NAME	MIDDLE NAME
201	RESIDENCE & CITIZENSHIP	CITY	STATE OR FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP
	POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE OR COUNTRY
				ZIP CODE
202	FULL NAME OF INVENTOR *	FAMILY NAME	GIVEN NAME	MIDDLE NAME
	RESIDENCE & CITIZENSHIP	CITY	STATE OR FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP
	POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE OR COUNTRY
			ZIP CODE	
203	FULL NAME OF INVENTOR *	FAMILY NAME	GIVEN NAME	MIDDLE NAME
	RESIDENCE & CITIZENSHIP	CITY	STATE OR FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP
	POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE OR COUNTRY
			ZIP CODE	

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like are punishable by fine or imprisonment or both, under section 1001 of Title 18 of the United States Code; and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

SIGNATURE OF INVENTOR 201 *	SIGNATURE OF INVENTOR 202 *	SIGNATURE OF INVENTOR 203 *
<i>Kevin Dewar</i>	<i>Brendan O'Dowd</i>	<i>Gavin Brebner</i>
DATE	DATE	DATE
2nd June 2000		14/12/2000

\* Additional inventors are named on separately numbered sheets attached hereto. JPH&S 1885 8/95; 3/96; 5/98 (COPYING WITHOUT DELETIONS PERMITTED)